I know this is a simple thing but how do you invert a gate signal, I want to trigger an envelope with a key off signal?
On my real modular i can just use any voltage invertor to do the job but that doesn't seem to work on volatge modular, probably becuase in the digital world its not a control voltage, so how can i do it here, is there a module that does that?
Gate invertor
- huggermugger
- Posts: 336
- Joined: Tue Jun 29, 2021 6:42 pm
Re: Gate invertor
Cool, this works as well as the other. But can you explain how this patch creates the DC offset that martb''s solution requires?
Last edited by huggermugger on Wed Oct 20, 2021 1:26 pm, edited 1 time in total.
Re: Gate invertor
Nope, The attenuvertor doesn't work, It invertes the gate signal to -5v but does not trigger the gate input.
Re: Gate invertor
Yes, the boolian logic does work, Thank you Colin P
- huggermugger
- Posts: 336
- Joined: Tue Jun 29, 2021 6:42 pm
Re: Gate invertor
They both work equally well. Don't forget to add the DC offset to the Attenuverter and set it to minimum. This brings the inverted gate up into the correct range (0V to +5V. (inverting alone makes it go from 0V to -5V)
- Attachments
-
- Screen Shot 2021-10-20 at 9.40.55 AM.png (958.95 KiB) Viewed 2210 times
Last edited by huggermugger on Wed Oct 20, 2021 1:42 pm, edited 2 times in total.
Re: Gate invertor
Here's another neat thing you can do with the Boolean Logic module.
It's called an SR Flip-Flop and is a one bit memory. Pressing alternate buttons (or using gates or triggers) flips it into the opposite state - hence the term flip flop.
S stands for Set and R stands for Reset.
It's called an SR Flip-Flop and is a one bit memory. Pressing alternate buttons (or using gates or triggers) flips it into the opposite state - hence the term flip flop.
S stands for Set and R stands for Reset.
Re: Gate invertor
Huggermugger is correct, martb's solution works. It's just that the NAND gate solution seems simpler to me because logic design was a hobby of mine back in the 1970's.
Re: Gate invertor
You don't need a DC offset. It's just pure Boolean logic.huggermugger wrote: ↑Wed Oct 20, 2021 1:17 pmCool, this works as well as the other. But can you explain how this patch creates the DC offset that martb''s solution requires?
The NAND gate (like the NOR) gate has functional completeness. You can construct an entire computer with just NAND gates.